I. Introduction
Energy loss is an important consideration in digital circuit design, also known as circuit synthesis. The loss of information is associated with laws of physics describing that one bit of information lost dissipates kTln2 of energy, where k is Boltzmann" constant and T is the temperature of the system [2] . Reversibility in computing implies that information about the computational states should never be lost. The reversible logic is either physical reversible or logical reversible. Reversibility in computing implies that no information about the computational states can never be lost, so it can be recover any earlier stage by computing backward or uncomputing the results. This is known as logical reversibility. The benefits of logical reversibility can be gained only after employing physical reversibility. Physical reversibility is a process that dissipates no heat in terms of wastage of energy [1] . Various parameters of reversible logic gates are observed while designing the work.
Reversible logic gate is an n-input n-output logic function in which there is a one-to-one correspondence between the inputs and the outputs. A reversible gate is also defined as a bijective Boolean function from n to n values. Let the input vector be Iv, output vector Ov and they are defined as follows, Iv = (Ii, Ii+1, Ii+2 …In-1, In) and Ov = (Oi, Oi+1, Oi+2 … On-1, On). For each particular i, there exits the relationship Iv = Ov [13] Fig.1 Symbol of Reversible logic gate with n*n input and output Inthe design of reversible logic circuits the following points must be considered to achieve an optimized circuit.  Garbage outputs must be minimum.  Minimum delay.  Loops or feedbacks are not permitted.  Minimum quantum cost.  Fan-out is not permitted.
II. Families Of Reversible Logic Gates
The various families of reversible logic gates used commonly are explained below Fig 2 shows the Feynman gate which is a 2*2 gate and is also called as Controlled NOT gate and it is widely used as a copying gate because fan-out is not allowed in reversible logic. It has Quantum cost one. 
Feynman Gate

Fredkin Gate
Fredkin gate is 3x3 gate with input vector is I(A,B,C) and the output vector is O(P,Q,R).The output is P=A,Q=A"B+AC and R=A"C+AB. Quantum cost of Fredkin gate is 5. 
Inventive0 Gate
Inventive0 gate is a 4x4 gate. The utility of this gate is that it can operate individually as a reversible full adder as well as reversible full subtraction and it requires lesser hardware complexity also. The quantum cost of Inventive0 gate is 10. 
HNG Gate
It"s a Haghparastnavi gate. It is a 4x4 gate and its logic circuit is as shown in the figure. It has quantum cost 6. It is used for designing ripple carry adders. It can produce both sum and carry in a single gate thus minimizing the garbage and gate counts. 
Modified Fredkin Gate
Modified Fredkin gate is 3x3 reversible gate. The input vector is I (A, B, C) and the output vector is O (P, Q, and R).The output is P=A, Q=AB"⊕ AC" and R=A"C⊕AB. Quantum cost of Fredkin gate is 4. 
Garbage Output:
Unwanted output of reversible gate is called garbage output. Fig. 10 shows an example of reversible function of f = x1x2 x3, the two unused pins are the garbage outputs.
Fig.10 Garbage Output
IV. Proposed Work
Carry Skip Adder: Carry skip adders reduce the carry computation delay. Carry skip adder basically used to propagate Cin (Carry input) to the Cout (Carry Output) in faster way [12, 14, 15, and 16] .
Fig. 11 Design of 4-bit Proposed Reversible Carry Skip Adder
A full adder with a propagate signal is used as a building block in carry skip adders. In a full adder, if either input is a "1", the carry input is propagated to the carry output. Therefore, the carry input Ci to the ith full adder will propagate to its carry output Ci+1 when p = a⊕b = 1; such an adder is called a carry skip compatible adder. The proposed design used 4 MFRG gates as shown in fig. 11 . The carry out of the circuitis obtained at the fourth gate (MFRG) output. The number of garbage outputs of this design is 21. A 4-bit carry skip adder can be constructed by using four carry-propagate compatible full adders. In our proposed design Inventive0 gate acts as full adder circuit. The propagate signals generated by each adder are ANDed. The resulting output is ANDed with carry inputCi. The corresponding output is ORed with carry output of the fourth full adder to get the carry output. The same implementation can also be implemented using the reversible logic gates shown in Fig 11 . The proposed reversible carry skip adder is more efficient than the existing carry skip adder presented in [17] .Evaluation of proposed circuit can be comprehended easily with the help of the comparative results in Table 1 . Therefore, the proposed carry skip adder is better than the existing adder in terms of quantum cost & power dissipation.
V. Conclusion & Future Work
Reversible computing has its great significance in diminishing the complexity of the digital circuits. In this paper, we presented reversible carry skip adder using MFRG gates, MHNG gates, inventive0 gates & F2G gate. Table 1 demonstrates that the proposed reversible carry skip adder is better than the existing designs in terms of power dissipation and quantum cost. Our proposed reversible carry skip adder can be applied to the design of complex systems in nanotechnology.
